931 search results - page 82 / 187 » Compiling for vector-thread architectures |
147
click to vote
IPPS
2002
IEEE
15 years 9 months ago
2002
IEEE
This paper presents preliminary efforts to develop compilation and execution environments that achieve performance portability of multilevel parallelization on hierarchical archit...
147
click to vote
IEEEPACT
2000
IEEE
15 years 9 months ago
2000
IEEE
Modern computers have taken advantage of the instruction-level parallelism (ILP) available in programs with advances in both architecture and compiler design. Unfortunately, large...
136
click to vote
IEEEPACT
2000
IEEE
15 years 9 months ago
2000
IEEE
Multimedia instruction set extensions have become a prominent feature in desktop microprocessor platforms, promising superior performance on a wide range of floating-point and int...
171
click to vote
LCTRTS
1999
Springer
15 years 9 months ago
1999
Springer
A Zero Overhead Loop Buffer (ZOLB) is an architectural feature that is commonly found in DSP processors. This buffer can be viewed as a compiler managed cache that contains a sequ...
141
click to vote
APCSAC
2003
IEEE
15 years 8 months ago
2003
IEEE
Abstract. Increasingly threading has become an important architectural component of programming languages to support parallel programming. Previously we have proposed an elegant la...