Sciweavers

931 search results - page 94 / 187
» Compiling for vector-thread architectures
Sort
View
130
Voted
MICRO
1998
IEEE
79views Hardware» more  MICRO 1998»
15 years 9 months ago
Widening Resources: A Cost-effective Technique for Aggressive ILP Architectures
The inherent instruction-level parallelism (ILP) of current applications (specially those based on floating point computations) has driven hardware designers and compilers writers...
David López, Josep Llosa, Mateo Valero, Edu...
132
Voted
ICSE
1998
IEEE-ACM
15 years 9 months ago
Non-Intrusive Object Introspection in C++: Architecture and Application
We describe the design and implementation of system architecture to support object introspection in C++. In this system, information is collected by parsing class declarations, an...
Tyng-Ruey Chuang, Y. S. Kuo, Chien-Min Wang
ISCAPDCS
2007
15 years 6 months ago
Evaluation of architectural support for speech codecs application in large-scale parallel machines
— Next generation multimedia mobile phones that use the high bandwidth 3G cellular radio network consume more power. Multimedia algorithms such as speech, video transcodecs have ...
Naeem Zafar Azeemi
IEEECIT
2010
IEEE
15 years 3 months ago
CFCSS without Aliasing for SPARC Architecture
With the increasing popularity of COTS (commercial off the shelf) components and multi-core processor in space and aviation applications, software fault tolerance becomes attracti...
Chao Wang, Zhongchuan Fu, Hongsong Chen, Wei Ba, B...
ASPLOS
2010
ACM
15 years 11 months ago
Dynamic filtering: multi-purpose architecture support for language runtime systems
This paper introduces a new abstraction to accelerate the readbarriers and write-barriers used by language runtime systems. We exploit the fact that, dynamically, many barrier exe...
Tim Harris, Sasa Tomic, Adrián Cristal, Osm...