931 search results - page 95 / 187 » Compiling for vector-thread architectures |
155
click to vote
MICRO
2007
IEEE
15 years 11 months ago
2007
IEEE
The recent design shift towards multicore processors has spawned a significant amount of research in the area of program parallelization. The future abundance of cores on a singl...
145
Voted
SPAA
2006
ACM
15 years 10 months ago
2006
ACM
In response to current technology scaling trends, architects are developing a new style of processor, known as spatial computers. A spatial computer is composed of hundreds or eve...
252
click to vote
MICRO
2000
IEEE
15 years 4 months ago
2000
IEEE
level of abstraction, compared with the program representation for scalar optimizations. For example, loop unrolling and loop unrolland-jam transformations exploit the large regist...
157
click to vote
TCAD
2002
15 years 4 months ago
2002
In this paper, an instruction-level energy model is proposed for the data-path of very long instruction word (VLIW) pipelined processors that can be used to provide accurate power ...
137
click to vote
DAC
2001
ACM
16 years 5 months ago
2001
ACM
New application-focused system-on-chip platforms motivate new application-specific processors. Configurable and extensible processor architectures offer the efficiency of tuned lo...