Sciweavers

2607 search results - page 230 / 522
» Complete Functional Synthesis
Sort
View
TSD
2007
Springer
15 years 10 months ago
The Intonational Realization of Requests in Polish Task-Oriented Dialogues
available in the Conference Program). 2007: (with E. Jarmołowicz, Z. Malisz i M. Szczyszek) Gesture, Prosody and Lexicon in ented Dialogues: Progress Report. (Poznań Linguistic M...
Maciej Karpinski
DATE
2005
IEEE
152views Hardware» more  DATE 2005»
15 years 10 months ago
Design of Fault-Tolerant and Dynamically-Reconfigurable Microfluidic Biochips
Technology Roadmap for Semiconductors (ITRS) clearly identifies the integration of electrochemical and electrobiological techniques as one of the system-level design challenges tha...
Fei Su, Krishnendu Chakrabarty
CASES
2004
ACM
15 years 9 months ago
High-level power analysis for on-chip networks
As on-chip networks become prevalent in multiprocessor systemson-a-chip and multi-core processors, they will be an integral part of the design flow of such systems. With power in...
Noel Eisley, Li-Shiuan Peh
ICRA
2003
IEEE
110views Robotics» more  ICRA 2003»
15 years 9 months ago
Modelling of the human paralysed lower limb under FES
— The new generation of implanted neuroprostheses allows muscles to be controlled with fine accuracy, high selectivity and the repeatability of the muscle’s response can be ach...
David Guiraud, Philippe Poignet, Pierre-Brice Wieb...
ISPD
2003
ACM
110views Hardware» more  ISPD 2003»
15 years 9 months ago
Explicit gate delay model for timing evaluation
Delay evaluation is always a crucial concern in the VLSI design and it becomes increasingly more critical in the nowadays deep-submicron technology. To obtain an accurate delay va...
Muzhou Shao, Martin D. F. Wong, Huijing Cao, Youxi...