Sciweavers

2607 search results - page 84 / 522
» Complete Functional Synthesis
Sort
View
150
Voted
DATE
2000
IEEE
142views Hardware» more  DATE 2000»
15 years 8 months ago
Power and Delay Reduction via Simultaneous Logic and Placement Optimization in FPGAs
Traditional FPGA design flows have treated logic synthesis and physical design as separate steps. With the recent advances in technology, the lack of information on the physical ...
Balakrishna Kumthekar, Fabio Somenzi
134
Voted
ICCAD
2001
IEEE
106views Hardware» more  ICCAD 2001»
16 years 11 days ago
A Layout-Aware Synthesis Methodology for RF Circuits
In this paper a layout-aware RF synthesis methodology is presented. The methodology combines the power of a differential evolution algorithm with cost function response modeling a...
Peter J. Vancorenland, Geert Van der Plas, Michiel...
162
Voted
ISSTA
2012
ACM
13 years 6 months ago
A human study of patch maintainability
Identifying and fixing defects is a crucial and expensive part of the software lifecycle. Measuring the quality of bug-fixing patches is a difficult task that affects both func...
Zachary P. Fry, Bryan Landau, Westley Weimer
ISMVL
2010
IEEE
195views Hardware» more  ISMVL 2010»
15 years 8 months ago
ESOP-Based Toffoli Network Generation with Transformations
In this paper a new Toffoli gate cascade synthesis method is presented. This method is based on previous work [12] and generates a cascade of inverted-control-Toffoli gates from t...
Yasaman Sanaee, Gerhard W. Dueck
143
Voted
GLVLSI
1999
IEEE
105views VLSI» more  GLVLSI 1999»
15 years 7 months ago
An Integrated Approach for Synthesizing LUT Networks
This paper presents a method for synthesizing lookup table (LUT) networks. The strategy employed by our method is very different from the strategies of previous methods; many deco...
Shigeru Yamashita, Hiroshi Sawada, Akira Nagoya