Sciweavers

631 search results - page 100 / 127
» Composable memory transactions
Sort
View
DATE
2009
IEEE
170views Hardware» more  DATE 2009»
15 years 4 months ago
A novel LDPC decoder for DVB-S2 IP
Abstract—In this paper a programmable Forward Error Correction (FEC) IP for a DVB-S2 receiver is presented. It is composed of a Low-Density Parity Check (LDPC), a Bose-ChaudhuriH...
Stefan Müller 0004, Manuel Schreger, Marten K...
DATE
2009
IEEE
138views Hardware» more  DATE 2009»
15 years 4 months ago
Cache aware compression for processor debug support
—During post-silicon processor debugging, we need to frequently capture and dump out the internal state of the processor. Since internal state constitutes all memory elements, th...
Anant Vishnoi, Preeti Ranjan Panda, M. Balakrishna...
ISCAS
2006
IEEE
113views Hardware» more  ISCAS 2006»
15 years 3 months ago
High speed routing lookup IC design for IPv6
— With the growth of Internet users and services, the IP address has been exhausted. In order to solve this problem, the short term solution was presented, i.e., CIDR (Classless ...
Yuan-Sun Chu, Hui-Kai Su, Po-Feng Lin, Ming-Jen Ch...
AINA
2005
IEEE
15 years 3 months ago
mPATH: An Interactive Visualization Framework for Behavior History
This paper presents an interactive analysis and visualization framework for behavior histories, called mPATH framework. In ubiquitous computing environment, it is possible to infe...
Masaki Ito, Jin Nakazawa, Hideyuki Tokuda
82
Voted
SCOPES
2004
Springer
15 years 3 months ago
An Integer Linear Programming Approach to Classify the Communication in Process Networks
New embedded signal processing architectures are emerging that are composed of loosely coupled heterogeneous components like CPUs or DSPs, specialized IP cores, reconfigurable uni...
Alexandru Turjan, Bart Kienhuis, Ed F. Deprettere