Sciweavers

1471 search results - page 261 / 295
» Composing concurrency control
Sort
View
80
Voted
IEEECIT
2010
IEEE
14 years 7 months ago
Efficiently Using a CUDA-enabled GPU as Shared Resource
GPGPU is getting more and more important, but when using CUDA-enabled GPUs the special characteristics of NVIDIAs SIMT architecture have to be considered. Particularly, it is not ...
Hagen Peters, Martin Koper, Norbert Luttenberger
IPPS
2010
IEEE
14 years 7 months ago
A lock-free, cache-efficient multi-core synchronization mechanism for line-rate network traffic monitoring
Line-rate data traffic monitoring in high-speed networks is essential for network management. To satisfy the line-rate requirement, one can leverage multi-core architectures to par...
Patrick P. C. Lee, Tian Bu, Girish P. Chandranmeno...
BWCCA
2010
14 years 4 months ago
Advanced Design Issues for OASIS Network-on-Chip Architecture
Network-on-Chip (NoC) architectures provide a good way of realizing efficient interconnections and largely alleviate the limitations of bus-based solutions. NoC has emerged as a so...
Kenichi Mori, Adam Esch, Abderazek Ben Abdallah, K...
WINET
2011
14 years 4 months ago
High performance, low complexity cooperative caching for wireless sensor networks
During the last decade, Wireless Sensor Networks (WSNs) have emerged and matured at such point that currently support several applications like environment control, intelligent bu...
Nikos Dimokas, Dimitrios Katsaros, Leandros Tassiu...
ICDE
2011
IEEE
222views Database» more  ICDE 2011»
14 years 1 months ago
Dynamic prioritization of database queries
— Enterprise database systems handle a variety of diverse query workloads that are of different importance to the business. For example, periodic reporting queries are usually mi...
Sivaramakrishnan Narayanan, Florian Waas