4647 search results - page 471 / 930 » Composite Design Patterns |
125
click to vote
UIST
1999
ACM
15 years 9 months ago
1999
ACM
This paper explores interfaces to virtual environments supporting multiple users. An interface to an environment allowing interaction with virtual artefacts is constructed, drawin...
116
Voted
ICCD
1993
IEEE
15 years 8 months ago
1993
IEEE
In this paper the design of a high-speed cryptographic coprocessor is presented. This coprocessor is named Subterranean and can be used for both cryptographic pseudorandom sequenc...
129
click to vote
DATE
2004
IEEE
15 years 8 months ago
2004
IEEE
A challenge facing designers of systems on chip (SoC) containing networks on chip (NoC) is to find NoC instances that balance the cost (e.g. area) and performance (e.g. latency an...
127
click to vote
ASAP
1997
IEEE
15 years 8 months ago
1997
IEEE
In this paper we present an approach for quantitative analysis of application-specific dataflow architectures. The approach allows the designer to rate design alternatives in a qu...
136
click to vote
ACSD
2006
IEEE
15 years 6 months ago
2006
IEEE
Networks on chip platforms offer the opportunity to introduce a new abstraction level that defines a set of platform services with performance and power characteristics. By making...