Sciweavers

1256 search results - page 102 / 252
» Compositional Memory Systems for Data Intensive Applications
Sort
View
CODES
2000
IEEE
15 years 5 months ago
Memory architecture for efficient utilization of SDRAM: a case study of the computation/memory access trade-off
This paper discusses the trade-off between calculations and memory accesses in a 3D graphics tile renderer for visualization of data from medical scanners. The performance require...
Thomas Gleerup, Hans Holten-Lund, Jan Madsen, Stee...
123
Voted
SC
1995
ACM
15 years 4 months ago
Architectural Mechanisms for Explicit Communication in Shared Memory Multiprocessors
The goal of this work is to explore architectural mechanisms for supporting explicit communication in cachecoherent shared memory multiprocessors. The motivation stems from the ob...
Umakishore Ramachandran, Gautam Shah, Anand Sivasu...
JPDC
2011
219views more  JPDC 2011»
14 years 7 months ago
BlobSeer: Next-generation data management for large scale infrastructures
As data volumes increase at a high speed in more and more application fields of science, engineering, information services, etc., the challenges posed by data-intensive computing...
Bogdan Nicolae, Gabriel Antoniu, Luc Bougé,...
VLSID
2008
IEEE
151views VLSI» more  VLSID 2008»
16 years 1 months ago
Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip
Worst-case execution time (WCET) analysis and, in general, the predictability of real-time applications implemented on multiprocessor systems has been addressed only in very restri...
Alexandru Andrei, Petru Eles, Zebo Peng, Jakob Ros...
FPL
2007
Springer
146views Hardware» more  FPL 2007»
15 years 6 months ago
Efficient External Memory Interface for Multi-processor Platforms Realized on FPGA Chips
The complexity of today’s embedded applications requires modern high-performance embedded System-on-Chip (SoC) platforms to be multiprocessor architectures. Advances in FPGA tec...
Hristo Nikolov, Todor Stefanov, Ed F. Deprettere