Sciweavers

1256 search results - page 159 / 252
» Compositional Memory Systems for Data Intensive Applications
Sort
View
CASES
2007
ACM
15 years 4 months ago
Eliminating inter-process cache interference through cache reconfigurability for real-time and low-power embedded multi-tasking
We propose a technique which leverages configurable data caches to address the problem of cache interference in multitasking embedded systems. Data caches are often necessary to p...
Rakesh Reddy, Peter Petrov
108
Voted
NAACL
2010
14 years 10 months ago
Everybody loves a rich cousin: An empirical study of transliteration through bridge languages
Most state of the art approaches for machine transliteration are data driven and require significant parallel names corpora between languages. As a result, developing transliterat...
Mitesh M. Khapra, A. Kumaran, Pushpak Bhattacharyy...
110
Voted
TC
2008
15 years 16 days ago
The Synonym Lookaside Buffer: A Solution to the Synonym Problem in Virtual Caches
To support dynamic address translation in today's microprocessors, the first-level cache is accessed in parallel with a translation lookaside buffer (TLB). However, this curre...
Xiaogang Qiu, Michel Dubois
111
Voted
CCGRID
2007
IEEE
15 years 7 months ago
Revisit of View-Oriented Parallel Programming
Traditional parallel programming styles have many problems which hinder the development of parallel applications. The message passing style can be too complex for many programmers...
Z. Huang, W. Chen
120
Voted
HPDC
2010
IEEE
15 years 25 days ago
A GPU accelerated storage system
Massively multicore processors, like, for example, Graphics Processing Units (GPUs), provide, at a comparable price, a one order of magnitude higher peak performance than traditio...
Abdullah Gharaibeh, Samer Al-Kiswany, Sathish Gopa...