Sciweavers

5630 search results - page 1054 / 1126
» Computability in Specification
Sort
View
MICRO
2008
IEEE
159views Hardware» more  MICRO 2008»
15 years 10 months ago
A novel cache architecture with enhanced performance and security
—Caches ideally should have low miss rates and short access times, and should be power efficient at the same time. Such design goals are often contradictory in practice. Recent f...
Zhenghong Wang, Ruby B. Lee
LCN
2007
IEEE
15 years 10 months ago
Node Connectivity in Vehicular Ad Hoc Networks with Structured Mobility
1 Vehicular Ad hoc NETworks (VANETs) is a subclass of Mobile Ad hoc NETworks (MANETs). However, automotive ad hoc networks will behave in fundamentally different ways than the pred...
Ivan Wang Hei Ho, Kin K. Leung, John W. Polak, Rah...
MSS
2007
IEEE
109views Hardware» more  MSS 2007»
15 years 10 months ago
GreenStor: Application-Aided Energy-Efficient Storage
The volume of online data content has shown an un­ precedented growth in recent years. Fueling this growth are new federal regulations which warrant longer data re­ tention and ...
NagaPramod Mandagere, Jim Diehl, David Hung-Chang ...
RTCSA
2007
IEEE
15 years 10 months ago
A Continuous Query Index for Processing Queries on RFID Data Stream
RFID middleware systems collect and filter RFID streaming data gathered continuously by numerous readers to process requests from applications. These requests are called continuou...
Jaekwan Park, Bonghee Hong, ChaeHoon Ban
FPGA
2007
ACM
150views FPGA» more  FPGA 2007»
15 years 10 months ago
FPGA-friendly code compression for horizontal microcoded custom IPs
Shrinking time-to-market and high demand for productivity has driven traditional hardware designers to use design methodologies that start from high-level languages. However, meet...
Bita Gorjiara, Daniel Gajski
« Prev « First page 1054 / 1126 Last » Next »