Sciweavers

2756 search results - page 174 / 552
» Computation-Centric Memory Models
Sort
View
CASES
2010
ACM
15 years 2 months ago
Improved procedure placement for set associative caches
The performance of most embedded systems is critically dependent on the memory hierarchy performance. In particular, higher cache hit rate can provide significant performance boos...
Yun Liang, Tulika Mitra
ISCA
1997
IEEE
93views Hardware» more  ISCA 1997»
15 years 8 months ago
The Energy Efficiency of IRAM Architectures
Portable systems demand energy efficiency in order to maximize battery life. IRAM architectures, which combine DRAM and a processor on the same chip in a DRAM process, are more en...
Richard Fromm, Stylianos Perissakis, Neal Cardwell...
108
Voted
IPPS
1996
IEEE
15 years 9 months ago
Software Support for Virtual Memory-Mapped Communication
Virtual memory-mapped communication (VMMC) is a communication model providing direct data transfer between the sender's and receiver's virtual address spaces. This model...
Cezary Dubnicki, Liviu Iftode, Edward W. Felten, K...
HCI
2007
15 years 6 months ago
Modeling Human Bipedal Navigation in a Dynamic Three Dimensional Virtual Environment
The current research sought to construct a computational model of human navigation for virtual three dimensional environments. The model was implemented within the ACT-R cognitive ...
Mark D. Thomas, Daniel W. Carruth, Bryan Robbins, ...
127
Voted
WDAG
1989
Springer
62views Algorithms» more  WDAG 1989»
15 years 8 months ago
Possibility and Impossibility Results in a Shared Memory Environment
We focus on unreliable asynchronous shared memory model which support only atomic read and write operations. For such a model we provide a necessary condition for the solvability ...
Gadi Taubenfeld, Shlomo Moran