Sciweavers

28962 search results - page 141 / 5793
» Computational Mechanism Design
Sort
View
VR
1999
IEEE
154views Virtual Reality» more  VR 1999»
15 years 3 months ago
A Virtual Assembly Design Environment
The Virtual Assembly Design Environment (VADE) is a Virtual Reality (VR) based engineering application which allows engineers to evaluate, analyze, and plan the assembly of mechan...
Sankar Jayaram, Yong Wang, Uma Jayaram, Kevin W. L...
ITC
1998
IEEE
71views Hardware» more  ITC 1998»
15 years 3 months ago
A structured and scalable mechanism for test access to embedded reusable cores
The main objective of core-based IC design is improvement of design efficiency and time-to-market. In order to prevent test development from becoming the bottleneck in the entire ...
Erik Jan Marinissen, Robert G. J. Arendsen, Gerard...
SBACPAD
2008
IEEE
170views Hardware» more  SBACPAD 2008»
15 years 6 months ago
Using Analytical Models to Efficiently Explore Hardware Transactional Memory and Multi-Core Co-Design
Transactional memory is emerging as a parallel programming paradigm for multi-core processors. Despite the recent interest in transactional memory, there has been no study to char...
James Poe, Chang-Burm Cho, Tao Li
GROUP
2003
ACM
15 years 4 months ago
Communities of action: a cognitive and social approach to the design of CSCW systems
Most current theories about collective cognitive activities in limited groups apply to structurally closed co-operative situations Here we propose to work in the framework of inte...
Manuel Zacklad
119
Voted
FPGA
1995
ACM
142views FPGA» more  FPGA 1995»
15 years 3 months ago
The Design of RPM: An FPGA-based Multiprocessor Emulator
Recent advances in Field-Programmable Gate Arrays (FPGA) and programmable interconnects have made it possible to build efficient hardware emulation engines. In addition, improveme...
Koray Öner, Luiz André Barroso, Sasan ...