Sciweavers

4217 search results - page 766 / 844
» Computational indistinguishability logic
Sort
View
CN
2011
111views more  CN 2011»
14 years 1 months ago
On the design of network control and management plane
We provide a design of a control and management plane for data networks using the abstraction of 4D architecture, utilizing and extending 4D’s concept of a logically centralized...
Hammad Iqbal, Taieb Znati
EXPERT
2011
131views more  EXPERT 2011»
14 years 1 months ago
Grid Monitoring and Market Risk Management
—With the rapid development of the electricity market, both grid and market operations need to be carefully coordinated and monitored in real time. This paper focuses on system m...
Yufan Guan, Mladen Kezunovic
ICSE
2011
IEEE-ACM
14 years 1 months ago
Inference of field initialization
A raw object is partially initialized, with only some fields set to legal values. It may violate its object invariants, such as that a given field is non-null. Programs often ma...
Fausto Spoto, Michael D. Ernst
ISPD
2012
ACM
252views Hardware» more  ISPD 2012»
13 years 5 months ago
Towards layout-friendly high-level synthesis
There are two prominent problems with technology scaling: increasing design complexity and more challenges with interconnect design, including routability. High-level synthesis ha...
Jason Cong, Bin Liu 0006, Guojie Luo, Raghu Prabha...
DAC
2002
ACM
15 years 11 months ago
Dynamic hardware plugins in an FPGA with partial run-time reconfiguration
Tools and a design methodology have been developed to support partial run-time reconfiguration of FPGA logic on the Field Programmable Port Extender. High-speed Internet packet pr...
Edson L. Horta, John W. Lockwood, David E. Taylor,...