Sciweavers

11061 search results - page 2130 / 2213
» Computer Architecture
Sort
View
EDBT
2009
ACM
302views Database» more  EDBT 2009»
15 years 4 months ago
RankClus: integrating clustering with ranking for heterogeneous information network analysis
As information networks become ubiquitous, extracting knowledge from information networks has become an important task. Both ranking and clustering can provide overall views on in...
Yizhou Sun, Jiawei Han, Peixiang Zhao, Zhijun Yin,...
SBACPAD
2008
IEEE
100views Hardware» more  SBACPAD 2008»
15 years 4 months ago
Selection of the Register File Size and the Resource Allocation Policy on SMT Processors
The performance impact of the Physical Register File (PRF) size on Simultaneous Multithreading processors has not been extensively studied in spite of being a critical shared reso...
Jesús Alastruey, Teresa Monreal, Francisco ...
APCSAC
2007
IEEE
15 years 4 months ago
Runtime Performance Projection Model for Dynamic Power Management
In this paper, a runtime performance projection model for dynamic power management is proposed. The model is built as a first-order linear equation using a linear regression model....
Sang Jeong Lee, Hae-Kag Lee, Pen-Chung Yew
SBACPAD
2006
IEEE
147views Hardware» more  SBACPAD 2006»
15 years 3 months ago
Controlling the Power and Area of Neural Branch Predictors for Practical Implementation in High-Performance Processors
Neural-inspired branch predictors achieve very low branch misprediction rates. However, previously proposed implementations have a variety of characteristics that make them challe...
Daniel A. Jiménez, Gabriel H. Loh
VLSID
2006
IEEE
169views VLSI» more  VLSID 2006»
15 years 3 months ago
A Low Leakage and SNM Free SRAM Cell Design in Deep Sub Micron CMOS Technology
As the IC process technology scales, the oxide thickness and operating voltage continues to decrease. The gate oxide thickness in recent and future IC process technology has appro...
Sanjeev K. Jain, Pankaj Agarwal
« Prev « First page 2130 / 2213 Last » Next »