Sciweavers

11061 search results - page 410 / 2213
» Computer Architecture
Sort
View
HPCC
2005
Springer
15 years 10 months ago
Memory Subsystem Characterization in a 16-Core Snoop-Based Chip-Multiprocessor Architecture
In this paper we present an exhaustive evaluation of the memory subsystem in a chip-multiprocessor (CMP) architecture composed of 16 cores. The characterization is performed making...
Francisco J. Villa, Manuel E. Acacio, José ...
ISSADS
2005
Springer
15 years 10 months ago
Architecture for Media Streaming Delivery over P2P Networks
Peer-to-Peer networks (P2P) exhibit specific characteristics that can be exploited for media streaming delivery. In this paper we propose a P2Pbased architecture for video streamin...
Francisco de Asís López-Fuentes, Eck...
DATE
2003
IEEE
180views Hardware» more  DATE 2003»
15 years 10 months ago
Communication Centric Architectures for Turbo-Decoding on Embedded Multiprocessors
Software implementations of channel decoding algorithms are attractive for communication systems with their large variety of existing and emerging standards due to their flexibil...
Frank Gilbert, Michael J. Thul, Norbert Wehn
IPPS
2003
IEEE
15 years 10 months ago
Performance Modeling of the Grace Hash Join on Cluster Architectures
Aim of the paper is to develop a concise but comprehensive analytical model for the well-known Grace Hash Join algorithm on cost effective cluster architectures. This approach is ...
Erich Schikuta
PDP
2003
IEEE
15 years 10 months ago
On Using ZENTURIO for Performance and Parameter Studies on Cluster and Grid Architectures
Over the last decade, a dramatic increase has been observed in the need for generating and organising data in the course of large parameter studies, performance analysis, and soft...
Radu Prodan, Thomas Fahringer, Michael Geissler, G...