Sciweavers

3168 search results - page 531 / 634
» Computing Event Dependencies in System Designs and Programs
Sort
View
CODES
2007
IEEE
15 years 11 months ago
Compile-time decided instruction cache locking using worst-case execution paths
Caches are notorious for their unpredictability. It is difficult or even impossible to predict if a memory access results in a definite cache hit or miss. This unpredictability i...
Heiko Falk, Sascha Plazar, Henrik Theiling
159
Voted
INTERNET
2007
113views more  INTERNET 2007»
15 years 4 months ago
REST Eye for the SOA Guy
it’s hardly Earth-shattering: abstracting your business services and separating them from your applications can yield an overall system that’s easier to build, maintain, and ex...
Steve Vinoski
ISCA
2010
IEEE
199views Hardware» more  ISCA 2010»
15 years 9 months ago
A case for FAME: FPGA architecture model execution
Given the multicore microprocessor revolution, we argue that the architecture research community needs a dramatic increase in simulation capacity. We believe FPGA Architecture Mod...
Zhangxi Tan, Andrew Waterman, Henry Cook, Sarah Bi...
153
Voted
IPSN
2010
Springer
15 years 6 months ago
Hibernets: energy-efficient sensor networks using analog signal processing
In-network processing is recommended for many sensor network applications to reduce communication and improve energy efficiency. However, constraints on memory, speed, and energy ...
Brandon Rumberg, David W. Graham, Vinod Kulathuman...
CHI
2001
ACM
16 years 4 months ago
Locus of feedback control in computer-based tutoring: impact on learning rate, achievement and attitudes
The advent of second-generation intelligent computer tutors raises an important instructional design question: when should tutorial advice be presented in problem solving? This pa...
Albert T. Corbett, John R. Anderson