Sciweavers

1474 search results - page 104 / 295
» Computing in Memory Architectures for Digital Image Processi...
Sort
View
DAC
2008
ACM
16 years 5 months ago
An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing
Single-chip parallel processing requires high bandwidth between processors and on-chip memory modules. A recently proposed Mesh-of-Trees (MoT) network provides high throughput and...
Aydin O. Balkan, Gang Qu, Uzi Vishkin
IJCV
2006
117views more  IJCV 2006»
15 years 4 months ago
Programmable Imaging: Towards a Flexible Camera
In this paper, we introduce the notion of a programmable imaging system. Such an imaging system provides a human user or a vision system significant control over the radiometric an...
Shree K. Nayar, Vlad Branzoi, Terrance E. Boult
ANCS
2006
ACM
15 years 8 months ago
Efficient memory utilization on network processors for deep packet inspection
Deep Packet Inspection (DPI) refers to examining both packet header and payload to look for predefined patterns, which is essential for network security, intrusion detection and c...
Piti Piyachon, Yan Luo
DAC
1999
ACM
15 years 9 months ago
Microprocessor Based Testing for Core-Based System on Chip
The purpose of this paper is to develop a exible design for test methodology for testing a core-based system on chip SOC. The novel feature of the approach is the use an embedde...
Christos A. Papachristou, F. Martin, Mehrdad Noura...
CHI
1997
ACM
15 years 9 months ago
Artificial Intelligence Techniques in the Interface to a Digital Video Library
For the huge amounts of audio and video material that could usefully be included in digital libraries, the cost of producing human-generated annotations and meta-data is prohibiti...
Alexander G. Hauptmann, Michael J. Witbrock, Micha...