Sciweavers

1474 search results - page 284 / 295
» Computing in Memory Architectures for Digital Image Processi...
Sort
View
CF
2010
ACM
15 years 3 months ago
A communication infrastructure for a million processor machine
: The SpiNNaker machine is a massively parallel computing system, consisting of 1,000,000 cores. From one perspective, it has a place in Flynns' taxonomy: it is a straightforw...
Andrew D. Brown, Steve Furber, Jeff S. Reeve, Pete...
BC
2004
133views more  BC 2004»
14 years 11 months ago
Coevolution of active vision and feature selection
We show that complex visual tasks, such as position- and size-invariant shape recognition and navigation in the environment, can be tackled with simple architectures generated by a...
Dario Floreano, Toshifumi Kato, Davide Marocco, Er...
IEEEPACT
2008
IEEE
15 years 6 months ago
Pangaea: a tightly-coupled IA32 heterogeneous chip multiprocessor
Moore’s Law and the drive towards performance efficiency have led to the on-chip integration of general-purpose cores with special-purpose accelerators. Pangaea is a heterogeneo...
Henry Wong, Anne Bracy, Ethan Schuchman, Tor M. Aa...
DAC
2008
ACM
16 years 20 days ago
Multithreaded simulation for synchronous dataflow graphs
Synchronous dataflow (SDF) has been successfully used in design tools for system-level simulation of wireless communication systems. Modern wireless communication standards involv...
Chia-Jui Hsu, José Luis Pino, Shuvra S. Bha...
MOBISYS
2007
ACM
15 years 11 months ago
SmartSiren: virus detection and alert for smartphones
Smartphones have recently become increasingly popular because they provide "all-in-one" convenience by integrating traditional mobile phones with handheld computing devi...
Jerry Cheng, Starsky H. Y. Wong, Hao Yang, Songwu ...