Sciweavers

1474 search results - page 66 / 295
» Computing in Memory Architectures for Digital Image Processi...
Sort
View
159
Voted
CAL
2002
15 years 4 months ago
MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture Research
Abstract-- Computer architects must determine how to most effectively use finite computational resources when running simulations to evaluate new architectural ideas. To facilitate...
A. J. KleinOsowski, David J. Lilja
ICIP
2007
IEEE
16 years 6 months ago
Analysis and Integrated Architecture Design for Overlap Smooth and in-Loop Deblocking Filter in VC-1
Unlike familiar macroblock-based in-loop deblocking filter in H.264, the filters of VC-1 perform all horizontal edges (for in-loop deblocking filtering) or vertical edges (for ove...
Yen-Lin Lee, Truong Nguyen
151
Voted
WCE
2007
15 years 5 months ago
On Line Surface Roughness Measurement Using Image Processing and Machine Vision
- Machine vision has evolved to become a mainstream automation tool, enabling computers to replace human vision in high speed and precision manufacturing techniques. Images usually...
M. Rajaram Narayanan, S. Gowri, M. Murali Krishna
DATE
2004
IEEE
133views Hardware» more  DATE 2004»
15 years 8 months ago
Channel Decoder Architecture for 3G Mobile Wireless Terminals
Channel coding is a key element of any digital wireless communication system since it minimizes the effects of noise and interference on the transmitted signal. In thirdgeneration...
Friedbert Berens, Gerd Kreiselmaier, Norbert Wehn
205
Voted
TVLSI
2010
14 years 11 months ago
A Low-Power DSP for Wireless Communications
This paper proposes a low-power high-throughput digital signal processor (DSP) for baseband processing in wireless terminals. It builds on our earlier architecture--Signal processi...
Hyunseok Lee, Chaitali Chakrabarti, Trevor N. Mudg...