1474 search results - page 78 / 295 » Computing in Memory Architectures for Digital Image Processi... |
146
click to vote
DAC
2011
ACM
14 years 4 months ago
2011
ACM
SRAM design has been a major challenge for nanoscale manufacturing technology. We propose a new bit cell repair scheme for designing maximum-information memory system (MIMS). Unli...
141
click to vote
TRIDENTCOM
2006
IEEE
15 years 10 months ago
2006
IEEE
Abstract— In this work we characterize the energy consumption of a visual sensor network testbed. Each node in the testbed consists of a ”single-board computer”, namely Cross...
125
click to vote
ICPR
2004
IEEE
16 years 5 months ago
2004
IEEE
In this paper, we present an approach to interpret handwritten digit strings by employing a two-stage segmentation and recognition scheme. The first stage processing is to deal wi...
166
click to vote
IJON
2006
15 years 4 months ago
2006
Associative memory in cortical circuits has been held as a major mechanism for content-addressable memory. Hebbian synapses implement associative memory efficiently when storing s...
161
click to vote
ICPP
1993
IEEE
15 years 8 months ago
1993
IEEE
Scalability of parallel architectures is an interesting area of current research. Shared memory parallel programming is attractive stemming from its relative ease in transitioning...