1474 search results - page 81 / 295 » Computing in Memory Architectures for Digital Image Processi... |
124
click to vote
DAGM
2005
Springer
15 years 10 months ago
2005
Springer
In this paper we present VOCUS: a robust computational attention system for goal-directed search. A standard bottom-up architecture is extended by a top-down component, enabling th...
138
Voted
ICIP
2000
IEEE
16 years 6 months ago
2000
IEEE
This paper describes a hierarchical image registration algorithm for affine motion recovery. The algorithm estimates the affine transformation parameters necessary to register any...
141
click to vote
SIGGRAPH
1994
ACM
15 years 8 months ago
1994
ACM
FBRAM, a new form of dynamic random access memory that greatly accelerates the rendering of Z-buffered primitives, is presented. Two key concepts make this acceleration possible. ...
240
click to vote
DAC
1994
ACM
15 years 8 months ago
1994
ACM
Today's high-performance single-chip CMOS microprocessors are the most complex and challenging chip designs ever implemented. To stay on the leading edge, Digital's micro...
144
click to vote
ICS
2005
Tsinghua U.
15 years 10 months ago
2005
Tsinghua U.
As network traffic continues to increase and with the requirement to process packets at line rates, high performance routers need to forward millions of packets every second. Eve...