Sciweavers

4299 search results - page 286 / 860
» Concurrent Test Generation
Sort
View
DATE
2002
IEEE
89views Hardware» more  DATE 2002»
15 years 9 months ago
A Hierarchical Test Scheme for System-On-Chip Designs
System-on-chip (SOC) design methodology is becoming the trend in the IC industry. Integrating reusable cores from multiple sources is essential in SOC design, and different design...
Jin-Fu Li, Hsin-Jung Huang, Jeng-Bin Chen, Chih-Pi...
ISSRE
2002
IEEE
15 years 9 months ago
Test Reuse in the Spreadsheet Paradigm
Spreadsheet languages are widely used by a variety of end users to perform many important tasks. Despite their perceived simplicity, spreadsheets often contain faults. Furthermore...
Marc Fisher II, Dalai Jin, Gregg Rothermel, Margar...
DATE
2009
IEEE
105views Hardware» more  DATE 2009»
15 years 11 months ago
Enrichment of limited training sets in machine-learning-based analog/RF test
Abstract— This paper discusses the generation of informationrich, arbitrarily-large synthetic data sets which can be used to (a) efficiently learn tests that correlate a set of ...
Haralampos-G. D. Stratigopoulos, Salvador Mir, Yio...
DATE
2008
IEEE
123views Hardware» more  DATE 2008»
15 years 11 months ago
Test Strategies for Low Power Devices
Ultra low-power devices are being developed for embedded applications in bio-medical electronics, wireless sensor networks, environment monitoring and protection, etc. The testing...
C. P. Ravikumar, M. Hirech, X. Wen
ISSTA
2006
ACM
15 years 10 months ago
Coverage metrics for requirements-based testing
In black-box testing, one is interested in creating a suite of tests from requirements that adequately exercise the behavior of a software system without regard to the internal st...
Michael W. Whalen, Ajitha Rajan, Mats Per Erik Hei...