Sciweavers

4299 search results - page 313 / 860
» Concurrent Test Generation
Sort
View
ATS
2003
IEEE
98views Hardware» more  ATS 2003»
15 years 10 months ago
Automatic Design Validation Framework for HDL Descriptions via RTL ATPG
We present a framework for high-level design validation using an efficient register-transfer level (RTL) automatic test pattern generator (ATPG). The RTL ATPG generates the test ...
Liang Zhang, Michael S. Hsiao, Indradeep Ghosh
ASPDAC
2001
ACM
104views Hardware» more  ASPDAC 2001»
15 years 8 months ago
Processor-programmable memory BIST for bus-connected embedded memories
Abstract--We present a processor-programmable built-in selftest (BIST) scheme suitable for embedded memory testing in the system-on-a-chip (SOC) environment. The proposed BIST circ...
Ching-Hong Tsai, Cheng-Wen Wu
120
Voted
ECIS
2003
15 years 6 months ago
Towards definitive benchmarking of algorithm performance
One of the primary methods employed by researchers to judge the merits of new heuristics and algorithms is to run them on accepted benchmark test cases and comparing their perform...
Andrew Lim, Wee-Chong Oon, Wenbin Zhu
EURODAC
1995
IEEE
159views VHDL» more  EURODAC 1995»
15 years 8 months ago
The VHDL based design of the MIDA MPEG1 audio decoder
This paper describes the features and design methodology of MIDA, a MPEG1 integrated audio decoder. MIDA has been almost completely designed using automatic synthesis of VHDL desc...
Andrea Finotello, Maurizio Paolini
135
Voted
TIT
2010
104views Education» more  TIT 2010»
14 years 11 months ago
Nonparametric statistical inference for ergodic processes
In this work a method for statistical analysis of time series is proposed, which is used to obtain solutions to some classical problems of mathematical statistics under the only as...
Daniil Ryabko, Boris Ryabko