Sciweavers

4299 search results - page 423 / 860
» Concurrent Test Generation
Sort
View
ITC
1996
IEEE
127views Hardware» more  ITC 1996»
15 years 10 months ago
Altering a Pseudo-Random Bit Sequence for Scan-Based BIST
This paper presents a low-overhead scheme for built-in self-test of circuits with scan. Complete (100%) fault coverage is obtained without modifying the function logic and without...
Nur A. Touba, Edward J. McCluskey
LREC
2010
176views Education» more  LREC 2010»
15 years 7 months ago
TTS Evaluation Campaign with a Common Spanish Database
This paper describes the first TTS evaluation campaign designed for Spanish. Seven research institutions took part in the evaluation campaign and developed a voice from a common s...
Iñaki Sainz, Eva Navas, Inma Hernáez...
IICAI
2007
15 years 7 months ago
Extraction and Translation of Multi-Word Number Expressions
Abstract. This paper describes a tool for extracting multi-word number expressions, calculating their numerical values, and then generating them into another language, thus transla...
Anil Kumar Singh
TCAD
2002
134views more  TCAD 2002»
15 years 6 months ago
DS-LFSR: a BIST TPG for low switching activity
A test pattern generator (TPG) for built-in self-test (BIST), which can reduce switching activity during test application, is proposed. The proposed TPG, called dual-speed LFSR (DS...
Seongmoon Wang, Sandeep K. Gupta
ICDE
2007
IEEE
193views Database» more  ICDE 2007»
16 years 7 months ago
Categorization and Optimization of Synchronization Dependencies in Business Processes
requirement. Furthermore, programming using sequence constructs normally produce nested structures and The current approachfor modeling synchronization in scattered code, especiall...
Qinyi Wu, Calton Pu, Akhil Sahai, Roger S. Barga