Sciweavers

309 search results - page 43 / 62
» Concurrent timing optimization of latch-based digital system...
Sort
View
81
Voted
CASES
2006
ACM
15 years 3 months ago
Adapting compilation techniques to enhance the packing of instructions into registers
The architectural design of embedded systems is becoming increasingly idiosyncratic to meet varying constraints regarding energy consumption, code size, and execution time. Tradit...
Stephen Hines, David B. Whalley, Gary S. Tyson
CASES
2006
ACM
15 years 3 months ago
Automatic performance model construction for the fast software exploration of new hardware designs
Developing an optimizing compiler for a newly proposed architecture is extremely difficult when there is only a simulator of the machine available. Designing such a compiler requ...
John Cavazos, Christophe Dubach, Felix V. Agakov, ...
CIG
2006
IEEE
15 years 3 months ago
Modeling Children's Entertainment in the Playware Playground
Abstract— This paper introduces quantitative measurements/metrics of qualitative entertainment features within interactive playgrounds inspired by computer games and proposes art...
Georgios N. Yannakakis, Henrik Hautop Lund, John H...
ARC
2008
Springer
141views Hardware» more  ARC 2008»
14 years 11 months ago
A Parallel Hardware Architecture for Image Feature Detection
Abstract. This paper presents a real time parallel hardware architecture for image feature detection based on the SIFT (Scale Invariant Feature Transform) algorithm. This architect...
Vanderlei Bonato, Eduardo Marques, George A. Const...
89
Voted
CASES
2005
ACM
14 years 11 months ago
Architectural support for real-time task scheduling in SMT processors
In Simultaneous Multithreaded (SMT) architectures most hardware resources are shared between threads. This provides a good cost/performance trade-off which renders these architec...
Francisco J. Cazorla, Peter M. W. Knijnenburg, Riz...