Sciweavers

3616 search results - page 103 / 724
» Conditional Memory Ordering
Sort
View
ESTIMEDIA
2004
Springer
15 years 10 months ago
Data assignment and access scheduling exploration for multi-layer memory architectures
Abstract— This paper presents an exploration framework which performs data assignment and access scheduling exploration for applications given a multilayer memory architecture. O...
Radoslaw Szymanek, Francky Catthoor, Krzysztof Kuc...
MSS
2000
IEEE
81views Hardware» more  MSS 2000»
15 years 9 months ago
Compact Holographic Read/Write Memory
— We examine the primary challenges for building a practical and competitive holographic random access memory (HRAM) system, specifically size, speed, and cost. We show that a fa...
Wenhai Liu, Demetri Psaltis
PDP
1995
IEEE
15 years 8 months ago
Iterated Runge-Kutta methods on distributed memory multiprocessors
We investigate the parallel implementation of the diagonal{implicitly iterated Runge{ Kutta (DIIRK) method, an iteration method based on a predictor{corrector scheme. This method ...
Thomas Rauber, Gudula Rünger
111
Voted
KI
2002
Springer
15 years 4 months ago
Acquisition of Landmark Knowledge from Static and Dynamic Presentation of Route Maps
This contribution reports on ongoing collaborative research at the University of Stanford, Department of Psychology, and the University of Hamburg, Department for Informatics. Ext...
Paul U. Lee, Heike Tappe, Alexander Klippel
HPCA
2009
IEEE
16 years 5 months ago
Dacota: Post-silicon validation of the memory subsystem in multi-core designs
The number of functional errors escaping design verification and being released into final silicon is growing, due to the increasing complexity and shrinking production schedules ...
Andrew DeOrio, Ilya Wagner, Valeria Bertacco