3616 search results - page 10 / 724 » Conditional Memory Ordering |
126
click to vote
FIDJI
2004
Springer
15 years 2 months ago
2004
Springer
We present a calculus for establishing non-interference of several Java threads running in parallel. The proof system is built atop an implemented sequential Java Dynamic Logic cal...
68
Voted
HPCA
1995
IEEE
15 years 1 months ago
1995
IEEE
As processor speeds increase relative to memory speeds, memory bandwidth is rapidly becoming the limiting performance factor for many applications. Several approaches to bridging ...
CCECE
2009
IEEE
15 years 4 months ago
2009
IEEE
— Most of the existing video streaming systems employ the worst case analysis in application layer buffer size dimensioning. Even though the worst case buffer size dimensioning p...
95
Voted
ICS
2000
Tsinghua U.
15 years 1 months ago
2000
Tsinghua U.
Memory system bottlenecks limit performance for many applications, and computations with strided access patterns are among the hardest hit. The streams used in such applications h...
83
Voted
ICTAC
2004
Springer
15 years 2 months ago
2004
Springer
Scenario based requirements specifications are the industry norm for defining communication protocols. Basic scenarios captured as UML sequence diagrams, Message Sequence Charts ...