3616 search results - page 113 / 724 » Conditional Memory Ordering |
112
click to vote
ETS
2007
IEEE
15 years 11 months ago
2007
IEEE
This paper summarizes advanced test patterns designed to target dynamic and time-related faults caused by new defect mechanisms in deep-submicron memory technologies. Such tests a...
142
click to vote
TPHOL
2007
IEEE
15 years 11 months ago
2007
IEEE
This paper concerns the formal semantics of programming languages, and the specification and verification of software. We are interested in the verification of real programs, wr...
110
click to vote
ACII
2007
Springer
15 years 11 months ago
2007
Springer
Abstract. According to traditional animators, the art of building believable characters resides in the ability to successfully portray a character’s behaviour as the result of it...
162
click to vote
ISSS
1996
IEEE
15 years 9 months ago
1996
IEEE
An address generation and optimization environment (ADOPT) for distributed memory architectures, is presented. ADOPT is oriented to minimize the area overhead introduced by the us...
151
click to vote
SSS
2010
Springer
15 years 3 months ago
2010
Springer
We present a distributed transactional memory (TM) scheduler called Bi-interval that optimizes the execution order of transactional operations to minimize conflicts. Bi-interval c...