3616 search results - page 138 / 724 » Conditional Memory Ordering |
112
click to vote
3DIC
2009
IEEE
15 years 10 months ago
2009
IEEE
This paper investigates the effect of the TSV resistance (RTSV) on the performance of boost converters for Solid State Drive (SSD) using circuit simulation. When RTSV is 0Ω, both ...
119
click to vote
IOLTS
2002
IEEE
15 years 10 months ago
2002
IEEE
This paper proposes a new solution for the diagnosis of faults into embedded RAMs, currently under evaluation within STMicroelectronics. The proposed scheme uses dedicated circuit...
147
Voted
HPCA
1999
IEEE
15 years 9 months ago
1999
IEEE
Cache coherence protocols of current shared-memory multiprocessors are difficult to verify. Our previous work proposed an extension of Lamport's logical clocks for showing th...
245
click to vote
ACPC
1999
Springer
15 years 9 months ago
1999
Springer
In this paper we present the design, implementation and evaluation of a runtime system based on collective I/O techniques for irregular applications. Its main goal is to provide pa...
129
click to vote
IPPS
1997
IEEE
15 years 9 months ago
1997
IEEE
Abstract — Processor scheduling has received considerable attention in the context of shared-memory multiprocessor systems but has not received as much attention in distributed-m...