3616 search results - page 142 / 724 » Conditional Memory Ordering |
157
click to vote
VLSID
2001
IEEE
16 years 5 months ago
2001
IEEE
In this paper, we propose a new transparent built-in self-test ( TBIST ) method to test multiple embedded memory arrays with various sizes in parallel. First, a new transparent tes...
172
Voted
VEE
2009
ACM
15 years 11 months ago
2009
ACM
Many data center virtualization solutions, such as VMware ESX, employ content-based page sharing to consolidate the resources of multiple servers. Page sharing identifies virtual...
146
Voted
ISCA
1996
IEEE
15 years 9 months ago
1996
IEEE
This paper makes the case that pin bandwidth will be a critical consideration for future microprocessors. We show that many of the techniques used to tolerate growing memory laten...
179
click to vote
ISPASS
2010
IEEE
15 years 7 months ago
2010
IEEE
Abstract—Transactional memory promises to generalize transactional programming to mainstream languages and data structures. The purported benefit of transactions is that they ar...
150
click to vote
HPCA
2005
IEEE
16 years 5 months ago
2005
IEEE
The use of large instruction windows coupled with aggressive out-oforder and prefetching capabilities has provided significant improvements in processor performance. In this paper...