Sciweavers

3616 search results - page 219 / 724
» Conditional Memory Ordering
Sort
View
159
Voted
ICCD
2006
IEEE
115views Hardware» more  ICCD 2006»
16 years 3 months ago
Microarchitecture and Performance Analysis of Godson-2 SMT Processor
—This paper introduces the microarchitecture and logical implementation of SMT (Simultaneous Multithreading) improvement of Godson-2 processor which is a 64-bit, four-issue, out-...
Zusong Li, Xianchao Xu, Weiwu Hu, Zhimin Tang
TPHOL
2007
IEEE
16 years 19 days ago
Formalising Java's Data Race Free Guarantee
We formalise the data race free (DRF) guarantee provided by Java, as captured by the semi-formal Java Memory Model (JMM) [1] and published in the Java Language Specification [2]. ...
David Aspinall, Jaroslav Sevcík
SIBGRAPI
2005
IEEE
15 years 12 months ago
A Maximum-Likelihood Approach for Multiresolution W-Operator Design
The design of W-operators from a set of input/output examples for large windows is a hard problem. From the statistical standpoint, it is hard because of the large number of examp...
Daniel André Vaquero, Junior Barrera, Rober...
ICIAR
2010
Springer
15 years 11 months ago
Can Background Baroque Music Help to Improve the Memorability of Graphical Passwords?
Graphical passwords have been proposed as an alternative to alphanumeric passwords with their advantages in usability and security. However, they still tend to follow predictable p...
Haichang Gao, Xiuling Chang, Zhongjie Ren, Uwe Aic...
FTDCS
1999
IEEE
15 years 10 months ago
Priority Scheduling and Buffer Management for ATM Traffic Shaping
The impact of buffer management and priority scheduling is examined in stressful scenarios when the aggregate incoming traffic is higher than the output link capacity of an Asynch...
Todd Lizambri, Fernando Duran, Shukri Wakid