Sciweavers

3616 search results - page 479 / 724
» Conditional Memory Ordering
Sort
View
SAMOS
2004
Springer
15 years 8 months ago
with Wide Functional Units
— Architectural resources and program recurrences are the main limitations to the amount of Instruction-Level Parallelism (ILP) exploitable from loops, the most time-consuming pa...
Miquel Pericàs, Eduard Ayguadé, Javi...
CCGRID
2003
IEEE
15 years 8 months ago
Building a Performance Model of Streaming Media Applications in Utility Data Center Environment
Abstract Utility Data Center (UDC) provides a exible, coste ective infrastructure to support the hosting of applications for Internet services. In order to enable the design of a \...
Ludmila Cherkasova, Loren Staley
CODES
2003
IEEE
15 years 8 months ago
Tracking object life cycle for leakage energy optimization
The focus of this work is on utilizing the state of objects during their lifespan in optimizing the leakage energy consumed in the data caches when executing embedded Java applica...
Guangyu Chen, Narayanan Vijaykrishnan, Mahmut T. K...
DATE
2003
IEEE
112views Hardware» more  DATE 2003»
15 years 8 months ago
Transaction-Level Models for AMBA Bus Architecture Using SystemC 2.0
The concept of a SOC platform architecture introduces the concept of a communication infrastructure. In the transaction-level a finite set of architecture components (memories, ar...
Marco Caldari, Massimo Conti, Massimo Coppola, Ste...
DFT
2003
IEEE
64views VLSI» more  DFT 2003»
15 years 8 months ago
Hybrid BIST Time Minimization for Core-Based Systems with STUMPS Architecture
1 This paper presents a solution to the test time minimization problem for core-based systems that contain sequential cores with STUMPS architecture. We assume a hybrid BIST approa...
Gert Jervan, Petru Eles, Zebo Peng, Raimund Ubar, ...