Sciweavers

3616 search results - page 540 / 724
» Conditional Memory Ordering
Sort
View
125
Voted
ICCAD
2008
IEEE
151views Hardware» more  ICCAD 2008»
15 years 11 months ago
Race analysis for SystemC using model checking
—SystemC is a system-level modeling language that offers a wide range of features to describe concurrent systems rent levels of abstraction. The SystemC standard permits simulato...
Nicolas Blanc, Daniel Kroening
122
Voted
ICCAD
2007
IEEE
103views Hardware» more  ICCAD 2007»
15 years 11 months ago
Enhancing design robustness with reliability-aware resynthesis and logic simulation
While circuit density and power efficiency increase with each major advance in IC technology, reliability with respect to soft errors tends to decrease. Current solutions to this...
Smita Krishnaswamy, Stephen Plaza, Igor L. Markov,...
115
Voted
ICCAD
2006
IEEE
134views Hardware» more  ICCAD 2006»
15 years 11 months ago
A delay fault model for at-speed fault simulation and test generation
We describe a transition fault model, which is easy to simulate under test sequences that are applied at-speed, and provides a target for the generation of at-speed test sequences...
Irith Pomeranz, Sudhakar M. Reddy
90
Voted
ICCAD
2005
IEEE
79views Hardware» more  ICCAD 2005»
15 years 11 months ago
Oscillator-AC: restoring rigour to linearized small-signal analysis of oscillators
— Standard small-signal analysis methods for circuits break down for oscillators because small input perturbations result in arbitrarily large output changes, thus invalidating f...
Ting Mei, Jaijeet S. Roychowdhury
102
Voted
CVPR
2010
IEEE
15 years 10 months ago
Learning to Recognize Shadows in Monochromatic Natural Images
This paper addresses the problem of recognizing shadows from monochromatic natural images. Without chromatic information, shadow classification is very challenging because the in...
Jiejie Zhu, Kegan Samuel, Syed Zain Masood, Marsha...