3616 search results - page 72 / 724 » Conditional Memory Ordering |
119
click to vote
HPCA
2007
IEEE
16 years 4 months ago
2007
IEEE
Utilizing the nonuniform latencies of SDRAM devices, access reordering mechanisms alter the sequence of main memory access streams to reduce the observed access latency. Using a r...
143
click to vote
HIPC
2000
Springer
15 years 8 months ago
2000
Springer
Abstract. Simple and unified non-operational specifications of the three memory consistency models Total Store Ordering (TSO), Partial Store Ordering (PSO), and Relaxed Memory Orde...
133
click to vote
DAM
2007
15 years 4 months ago
2007
In hardware design, it is necessary to simulate the anticipated behavior of the integrated circuit before it is actually cast in silicon. As simulation procedures are long due to ...
130
click to vote
DAC
1995
ACM
15 years 8 months ago
1995
ACM
To save memory, layout-to-circuit extractors that use the Finite-Element Method for resistance extraction usually solve the corresponding set of equations with a frontal solution ...
148
click to vote
MANSCI
2010
15 years 2 months ago
2010
We study a supply chain with one supplier and many retailers that face exogenous endcustomer demands. The supplier and the retailers all try to minimize their own inventory-relate...