3616 search results - page 89 / 724 » Conditional Memory Ordering |
132
click to vote
ISCA
2006
IEEE
15 years 10 months ago
2006
IEEE
Transactional Memory (TM) simplifies parallel programming by allowing for parallel execution of atomic tasks. Thus far, TM systems have focused on implementing transactional stat...
142
Voted
SPAA
2003
ACM
15 years 9 months ago
2003
ACM
When using a shared memory multiprocessor, the programmer faces the selection of the portable programming model which will deliver the best performance. Even if he restricts his c...
144
click to vote
ASPLOS
2012
ACM
14 years 8 days ago
2012
ACM
Multithreaded programs often suffer from synchronization bugs such as atomicity violations and deadlocks. These bugs arise from complicated locking strategies and ad hoc synchroni...
134
click to vote
FPGA
2001
ACM
15 years 9 months ago
2001
ACM
The partial reconfiguration feature of some of the currentgeneration Field Programmable Gate Arrays (FPGAs) can improve dependability by detecting and correcting errors in onchip ...
137
Voted
CODES
2000
IEEE
15 years 9 months ago
2000
IEEE
Memory interleaving is a cost-efficient approach to increase bandwidth. Improving data access locality and reducing memory access conflicts are two important aspects to achieve hi...