Sciweavers

136 search results - page 22 / 28
» Congestion reduction in traditional and new routing architec...
Sort
View
ICCAD
2009
IEEE
87views Hardware» more  ICCAD 2009»
14 years 7 months ago
Mitigation of intra-array SRAM variability using adaptive voltage architecture
SRAM cell design is driven by the need to satisfy static noise margin, write margin and read current margin (RCM) over all cells in the array in an energy-efficient manner. These ...
Ashish Kumar Singh, Ku He, Constantine Caramanis, ...
76
Voted
CODES
2003
IEEE
15 years 2 months ago
A codesigned on-chip logic minimizer
Boolean logic minimization is traditionally used in logic synthesis tools running on powerful desktop computers. However, logic minimization has recently been proposed for dynamic...
Roman L. Lysecky, Frank Vahid
CORR
1998
Springer
110views Education» more  CORR 1998»
14 years 9 months ago
laboratories for Data Communications and Computer Networks
Abstract In this paper we describe a hands-on laboratory oriented instructional package that we have developed for data communications and networking. The package consists of a sof...
Rohit Goyal, Steve Lai, Raj Jain, Arjan Durresi
IPPS
2008
IEEE
15 years 3 months ago
Scaling alltoall collective on multi-core systems
MPI Alltoall is one of the most communication intense collective operation used in many parallel applications. Recently, the supercomputing arena has witnessed phenomenal growth o...
Rahul Kumar, Amith R. Mamidala, Dhabaleswar K. Pan...
APCSAC
2001
IEEE
15 years 1 months ago
The First Real Operating System for Reconfigurable Computers
Traditional reconfigurable computing platforms are designed to be single user and have been acknowledged to be difficult to design applications for. The design tools are still pri...
Grant B. Wigley, David A. Kearney