Sciweavers

7189 search results - page 1198 / 1438
» Connecting Design with Code
Sort
View
ISCA
2006
IEEE
142views Hardware» more  ISCA 2006»
15 years 10 months ago
Bulk Disambiguation of Speculative Threads in Multiprocessors
Transactional Memory (TM), Thread-Level Speculation (TLS), and Checkpointed multiprocessors are three popular architectural techniques based on the execution of multiple, cooperat...
Luis Ceze, James Tuck, Josep Torrellas, Calin Casc...
SEW
2006
IEEE
15 years 10 months ago
Using Views to Specify a Synchronization Aspect for Object-Oriented Languages
It is widely held that programming language extensions that support separation of concerns and that are also integrative benefit development, maintenance and reuse of software de...
R. E. Kurt Stirewalt, Laura K. Dillon, Reimer Behr...
WCRE
2006
IEEE
15 years 10 months ago
Extracting Output Formats from Executables
We describe the design and implementation of FFE/x86 (File-Format Extractor for x86), an analysis tool that works on stripped executables (i.e., neither source code nor debugging ...
Junghee Lim, Thomas W. Reps, Ben Liblit
ACMMSP
2006
ACM
232views Hardware» more  ACMMSP 2006»
15 years 10 months ago
Implicit and explicit optimizations for stencil computations
Stencil-based kernels constitute the core of many scientific applications on block-structured grids. Unfortunately, these codes achieve a low fraction of peak performance, due pr...
Shoaib Kamil, Kaushik Datta, Samuel Williams, Leon...
ASPDAC
2006
ACM
131views Hardware» more  ASPDAC 2006»
15 years 10 months ago
POSIX modeling in SystemC
- Early estimation of the execution time of Real-Time embedded SW is an essential task in complex, HW/SW embedded system design. Application SW execution time estimation requires t...
Hector Posadas, Jesús Ádamez, Pablo ...
« Prev « First page 1198 / 1438 Last » Next »