Sciweavers

7189 search results - page 427 / 1438
» Connecting Design with Code
Sort
View
ISCAS
2003
IEEE
147views Hardware» more  ISCAS 2003»
15 years 10 months ago
Parameterized and low power DSP core for embedded systems
Conventional ASIC designs are hard to be customized. Therefore DSP core-based ASIC design has potentially large payoff. This approach not only supports improved performance but al...
Ya-Lan Tsao, Ming Hsuan Tan, Jun-Xian Teng, Shyh-J...
CODES
2000
IEEE
15 years 9 months ago
Automatic test bench generation for simulation-based validation
In current design practice synthesis tools play a key role, letting designers to concentrate on the specificationof the system being designed by carrying out repetitive tasks such...
Marcello Lajolo, Luciano Lavagno, Maurizio Rebaude...
140
Voted
CODES
1999
IEEE
15 years 9 months ago
Using codesign techniques to support analog functionality
With the growth of System on a Chip (SoC), the functionality of analog components must also be considered in the design process. This paper describes some of the design implementa...
Francis G. Wolff, Michael J. Knieser, Daniel J. We...
CODES
1997
IEEE
15 years 9 months ago
Optimizing communication in embedded system co-simulation
The Pia hardware-software co-simulator provides substantial speedups over traditional co-simulation methods by permitting dynamic changes in the level of detail when simulating co...
Ken Hines, Gaetano Borriello
MICCAI
2003
Springer
16 years 5 months ago
Topological Correction of Subcortical Segmentation
Abstract. We propose a method for automatically correcting the spherical topology of any segmentation under any digital connectivity. A multiple region growing process, concurrentl...
Florent Ségonne, W. Eric L. Grimson, Bruce ...