Sciweavers

1891 search results - page 147 / 379
» Constrained Subspace Modelling
Sort
View
ISSS
1998
IEEE
117views Hardware» more  ISSS 1998»
15 years 7 months ago
HDL-Based Modeling of Embedded Processor Behavior for Retargetable Compilation
The concept of retargetability enables compiler technology to keep pace with the increasing variety of domain-speci c embedded processors. In order to achieve user retargetability,...
Rainer Leupers
CVPR
2003
IEEE
16 years 5 months ago
Learning Appearance and Transparency Manifolds of Occluded Objects in Layers
By mapping a set of input images to points in a lowdimensional manifold or subspace, it is possible to efficiently account for a small number of degrees of freedom. For example, i...
Brendan J. Frey, Nebojsa Jojic, Anitha Kannan
ICC
2007
IEEE
15 years 9 months ago
ORC-GPS: Output Rate-Controlled Scheduling Policy for Delay Guarantees
Abstract—Recently packet scheduling algorithms such as Packetized GPS (PGPS), Worst-case Fair Weighted Fair Queueing (WF2 Q) and Self-Clocked Fair Queueing (SCFQ) have been propo...
Masaki Hanada, Hidenori Nakazato
DOCENG
2006
ACM
15 years 9 months ago
Minimum sized text containment shapes
In many text-processing applications, we would like shapes that expand (or shrink) in size to fit their textual content. We address how to efficiently compute the minimum size fo...
Nathan Hurst, Kim Marriott, Peter Moulder
DATE
2005
IEEE
110views Hardware» more  DATE 2005»
15 years 8 months ago
Rapid Generation of Thermal-Safe Test Schedules
Overheating has been acknowledged as a major issue in testing complex SOCs. Several power constrained system-level DFT solutions (power constrained test scheduling) have recently ...
Paul M. Rosinger, Bashir M. Al-Hashimi, Krishnendu...