Sciweavers

6554 search results - page 1078 / 1311
» Constraint Logic Programming
Sort
View
DAC
1999
ACM
15 years 8 months ago
Mixed-Vth (MVT) CMOS Circuit Design Methodology for Low Power Applications
Dual threshold technique has been proposed to reduce leakage power in low voltage and low power circuits by applying a high threshold voltage to some transistors in non-critical p...
Liqiong Wei, Zhanping Chen, Kaushik Roy, Yibin Ye,...
ICCAD
1999
IEEE
97views Hardware» more  ICCAD 1999»
15 years 8 months ago
A methodology for correct-by-construction latency insensitive design
In Deep Sub-Micron (DSM) designs, performance will depend critically on the latency of long wires. We propose a new synthesis methodology for synchronous systems that makes the de...
Luca P. Carloni, Kenneth L. McMillan, Alexander Sa...
ITC
1998
IEEE
114views Hardware» more  ITC 1998»
15 years 8 months ago
BETSY: synthesizing circuits for a specified BIST environment
This paper presents a logic synthesis tool called BETSY (BIST Environment Testable Synthesis) for synthesizing circuits that achieve complete (100%)fault coverage in a user specif...
Zhe Zhao, Bahram Pouya, Nur A. Touba
CSFW
1992
IEEE
15 years 8 months ago
Secure Dependencies with Dynamic Level Assignments
Most security models explicitly (or implicitly) include the tranquillity principle which prohibits changing the security level of a given piece of information. Yet in practical sy...
Pierre Bieber, Frédéric Cuppens
DAC
2007
ACM
15 years 8 months ago
Skewed Flip-Flop Transformation for Minimizing Leakage in Sequential Circuits
Mixed Vt has been widely used to control leakage without affecting circuit performance. However, current approaches target the combinational circuits even though sequential elemen...
Jun Seomun, Jaehyun Kim, Youngsoo Shin
« Prev « First page 1078 / 1311 Last » Next »