Sciweavers

1566 search results - page 212 / 314
» Contification Using Dominators
Sort
View
ISSS
2000
IEEE
111views Hardware» more  ISSS 2000»
15 years 6 months ago
Systematic Data Reuse Exploration Methodology for Irregular Access Patterns
Efficient use of an optimized custom memory hierarchy to exploit temporal locality in the memory accesses on array signals can have a very large impact on the power consumption i...
Tanja Van Achteren, Rudy Lauwereins, Francky Catth...
MSS
2000
IEEE
96views Hardware» more  MSS 2000»
15 years 6 months ago
APRIL: A Run-Time Library for Tape-Resident Data
Over the last decade, processors have made enormous gains in speed. But increase in the speed of the secondary and tertiary storage devices could not cope with these gains. The re...
Gokhan Memik, Mahmut T. Kandemir, Alok N. Choudhar...
ISLPED
1999
ACM
177views Hardware» more  ISLPED 1999»
15 years 6 months ago
Low power synthesis of dual threshold voltage CMOS VLSI circuits
The use of dual threshold voltages can significantly reduce the static power dissipated in CMOS VLSI circuits. With the supply voltage at 1V and threshold voltage as low as 0.2V ...
Vijay Sundararajan, Keshab K. Parhi
140
Voted
RECOMB
1999
Springer
15 years 6 months ago
Fast detection of common geometric substructure in proteins
We consider the problem of identifying common three-dimensional substructures between proteins. Our method is based on comparing the shape of the α-carbon backbone structures of ...
L. Paul Chew, Daniel P. Huttenlocher, Klara Kedem,...
120
Voted
IEEEPACT
1998
IEEE
15 years 6 months ago
Adaptive Scheduling of Computations and Communications on Distributed Memory Systems
Compile-time scheduling is one approach to extract parallelism which has proved effective when the execution behavior is predictable. Unfortunately, the performance of most priori...
Mayez A. Al-Mouhamed, Homam Najjari