1584 search results - page 254 / 317 » Continuous Optimization of Hyper-Parameters |
186
click to vote
HPCA
2003
IEEE
16 years 3 months ago
2003
IEEE
As the level of chip integration continues to advance at a fast pace, the desire for efficient interconnects-whether on-chip or off-chip--is rapidly increasing. Traditional interc...
128
click to vote
ICCAD
2002
IEEE
16 years 7 days ago
2002
IEEE
As the scale of system integration continues to grow, the on-chip communication becomes the ultimate bottleneck of system performance and the primary determinant of system archite...
127
click to vote
ISPD
2009
ACM
15 years 10 months ago
2009
ACM
Gate sizing and threshold voltage (Vt) assignment are popular techniques for circuit timing and power optimization. Existing methods, by and large, are either sensitivity-driven h...
103
Voted
DATE
2009
IEEE
15 years 10 months ago
2009
IEEE
—With continuous technology scaling, soft errors are becoming an increasingly important design concern even for earth-bound applications. While compiler approaches have the poten...
127
click to vote
ICECCS
2009
IEEE
15 years 10 months ago
2009
IEEE
In this paper, we introduce the model REMES for formal modeling and analysis of embedded resources such as storage, energy, communication, and computation. The model is a state-ma...