Sciweavers

2797 search results - page 245 / 560
» Control Structures
Sort
View
DATE
2009
IEEE
126views Hardware» more  DATE 2009»
15 years 10 months ago
Separate compilation and execution of imperative synchronous modules
—The compilation of imperative synchronous languages like Esterel has been widely studied, the separate compilation of synchronous modules has not, and remains a challenge. We pr...
Eric Vecchié, Jean-Pierre Talpin, Klaus Sch...
122
Voted
PASTE
1998
ACM
15 years 7 months ago
Static Slicing of Threaded Programs
Static program slicing is an established method for analyzing sequential programs, especially for program understanding, debugging and testing. Until now, there was no slicing met...
Jens Krinke
104
Voted
ARCS
1997
Springer
15 years 7 months ago
A Novel Universal Sequencer Hardware
This paper introduces a powerful novel sequencer hardware for controlling computational machines and for structured DMA (direct memory access) applications. The paper introduces t...
Reiner W. Hartenstein, Jürgen Becker, Michael...
ICOIN
2007
Springer
15 years 9 months ago
Analyzing and Modeling Router-Level Internet Topology
Measurement studies on the Internet topology show that connectivities of nodes exhibit power–law attribute, but it is apparent that only the degree distribution does not determin...
Ryota Fukumoto, Shin'ichi Arakawa, Tetsuya Takine,...
130
Voted
AAAI
1994
15 years 4 months ago
Parsing Embedded Clauses with Distributed Neural Networks
A distributed neural network model called SPEC for processing sentences with recursive relative clauses is described. The model is based on separating the tasks of segmenting the ...
Risto Miikkulainen, Dennis Bijwaard