Sciweavers

5339 search results - page 899 / 1068
» Controllable Delay-Insensitive Processes
Sort
View
HPCA
1998
IEEE
15 years 8 months ago
Performance Study of a Concurrent Multithreaded Processor
The performance of a concurrent multithreaded architectural model, called superthreading 15 , is studied in this paper. It tries to integrate optimizing compilation techniques and...
Jenn-Yuan Tsai, Zhenzhen Jiang, Eric Ness, Pen-Chu...
ICCAD
1998
IEEE
76views Hardware» more  ICCAD 1998»
15 years 8 months ago
Functional debugging of systems-on-chip
Due to the exponential growth of both design complexity and the number of gates per pin, functional debugging has emerged as a critical step in the development of a system-on-chip...
Darko Kirovski, Miodrag Potkonjak, Lisa M. Guerra
KDD
1999
ACM
99views Data Mining» more  KDD 1999»
15 years 8 months ago
On the Merits of Building Categorization Systems by Supervised Clustering
This paper investigates the use of supervised clustering in order to create sets of categories for classi cation of documents. We use information from a pre-existing taxonomy in o...
Charu C. Aggarwal, Stephen C. Gates, Philip S. Yu
ICNP
1998
IEEE
15 years 8 months ago
A Lossless, Minimal Latency Protocol for Gigabit ATM Networks
Advances in ber-optic and VLSI technology have led to the emergence of very high-speed networks based on Asynchronous Transfer Mode ATM. The time required to transmit the data int...
Michael D. Santos, P. M. Melliar-Smith, Louise E. ...
IPPS
1998
IEEE
15 years 8 months ago
Code Transformations for Low Power Caching in Embedded Multimedia Processors
In this paper, we present several novel strategies to improve software controlled cache utilization, so as to achieve lower power requirements for multi-media and signal processin...
Chidamber Kulkarni, Francky Catthoor, Hugo De Man