160 search results - page 11 / 32 » Cooperative Caching for Chip Multiprocessors |
105
click to vote
ISCA
2007
IEEE
15 years 8 months ago
2007
IEEE
There are two basic models for the on-chip memory in CMP systems: hardware-managed coherent caches and software-managed streaming memory. This paper performs a direct comparison o...
101
click to vote
EUROPAR
2008
Springer
15 years 3 months ago
2008
Springer
Recent studies have showed the effectiveness of job co-scheduling in alleviating shared-cache contention on Chip Multiprocessors. Although program inputs affect cache usage and thu...
113
click to vote
ISCA
2006
IEEE
15 years 7 months ago
2006
IEEE
Long interconnects are becoming an increasingly important problem from both power and performance perspectives. This motivates designers to adopt on-chip network-based communicati...
115
click to vote
IEEEPACT
2008
IEEE
15 years 8 months ago
2008
IEEE
Both commercial and scientific workloads benefit from concurrency and exhibit data sharing across threads/processes. The resulting sharing patterns are often fine-grain, with t...
129
click to vote
CC
2010
Springer
15 years 8 months ago
2010
Springer
On Chip Multiprocessors (CMP), it is common that multiple cores share certain levels of cache. The sharing increases the contention in cache and memory-to-chip bandwidth, further h...