Sciweavers

160 search results - page 8 / 32
» Cooperative Caching for Chip Multiprocessors
Sort
View
MICRO
2009
IEEE
115views Hardware» more  MICRO 2009»
15 years 8 months ago
SHARP control: controlled shared cache management in chip multiprocessors
Shekhar Srikantaiah, Mahmut T. Kandemir, Qian Wang
ASPLOS
2008
ACM
15 years 3 months ago
Adaptive set pinning: managing shared caches in chip multiprocessors
Shekhar Srikantaiah, Mahmut T. Kandemir, Mary Jane...
VLSID
2008
IEEE
151views VLSI» more  VLSID 2008»
16 years 2 months ago
Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip
Worst-case execution time (WCET) analysis and, in general, the predictability of real-time applications implemented on multiprocessor systems has been addressed only in very restri...
Alexandru Andrei, Petru Eles, Zebo Peng, Jakob Ros...
MICRO
2006
IEEE
145views Hardware» more  MICRO 2006»
15 years 7 months ago
ASR: Adaptive Selective Replication for CMP Caches
The large working sets of commercial and scientific workloads stress the L2 caches of Chip Multiprocessors (CMPs). Some CMPs use a shared L2 cache to maximize the on-chip cache c...
Bradford M. Beckmann, Michael R. Marty, David A. W...