548 search results - page 88 / 110 » Core-Selectability in Chip Multiprocessors |
142
Voted
ICDM
2006
IEEE
15 years 10 months ago
2006
IEEE
Mining graph data is an increasingly popular challenge, which has practical applications in many areas, including molecular substructure discovery, web link analysis, fraud detect...
143
click to vote
IPPS
2006
IEEE
15 years 10 months ago
2006
IEEE
Due to shared cache contentions and interconnect delays, data prefetching is more critical in alleviating penalties from increasing memory latencies and demands on Chip-Multiproce...
148
click to vote
IPPS
2006
IEEE
15 years 10 months ago
2006
IEEE
Step caches are caches in which data entered to an cache array is kept valid only until the end of ongoing step of execution. Together with an advanced pipelined multithreaded arc...
118
click to vote
ISCA
2006
IEEE
15 years 10 months ago
2006
IEEE
We present Program Demultiplexing (PD), an execution paradigm that creates concurrency in sequential programs by "demultiplexing" methods (functions or subroutines). Cal...
105
click to vote
ISCAS
2006
IEEE
15 years 10 months ago
2006
IEEE
Abstract— Networks-on-chip (NoCs) are a scalable interconnect solution to large scale multiprocessor systems on chip and are rapidly becoming reality. As the ratio of embedded co...