Sciweavers

82 search results - page 4 / 17
» Cost-effective low-power architectures of video coding syste...
Sort
View
CODES
2000
IEEE
15 years 2 months ago
Parameterized system design
Continued growth in chip capacity has led to new methodologies stressing reuse, not only of pre-designed processing components, but even of entire pre-designed architectures. To b...
Tony Givargis, Frank Vahid
ICMCS
2006
IEEE
154views Multimedia» more  ICMCS 2006»
15 years 3 months ago
Design of Audio and Video decoder for the T-DMB Receiver
We present a low-power architectural MPEG-4 part-10 AVC/H.264 video and MPEG-4 BSAC audio decoder chip capable of delivering high-quality and high-compression in wireless multimed...
Bontae Koo, Juhyun Lee, Sekho Lee, Jinkyu Kim, Min...
42
Voted
ISCAS
1999
IEEE
78views Hardware» more  ISCAS 1999»
15 years 1 months ago
Cost-effective low-power architectures of video coding systems
A new low-power design technique, multirate, has been used along with other methods such as look-ahead, pipelining in designing the cost-effective low-power architectures of video...
Jie Chen, K. J. Ray Liu
103
Voted
ISCAS
1999
IEEE
113views Hardware» more  ISCAS 1999»
15 years 1 months ago
Energy efficient software through dynamic voltage scheduling
The energy usage of computer systems is becoming important, especially for portablebattery-operated applications and embedded systems. A significant reduction in the energy consum...
Gangadhar Konduri, James Goodman, Anantha Chandrak...
DAC
2007
ACM
15 years 10 months ago
Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip
Due to high levels of integration and complexity, the design of multi-core SoCs has become increasingly challenging. In particular, energy consumption and distributing a single gl...
Ümit Y. Ogras, Diana Marculescu, Puru Choudha...