Sciweavers

82 search results - page 5 / 17
» Cost-effective low-power architectures of video coding syste...
Sort
View
SAMOS
2009
Springer
15 years 2 months ago
CABAC Accelerator Architectures for Video Compression in Future Multimedia: A Survey
The demands for high quality, real-time performance and multi-format video support in consumer multimedia products are ever increasing. In particular, the future multimedia systems...
Yahya Jan, Lech Józwiak
AHS
2006
IEEE
195views Hardware» more  AHS 2006»
15 years 3 months ago
An Efficient Hardware Architecture for H.264 Adaptive Deblocking Filter
This paper presents an efficient hardware architecture for real-time implementation of adaptive deblocking filter algorithm used in H.264 video coding standard. This hardware is d...
Mustafa Parlak, Ilker Hamzaoglu
TCSV
2002
103views more  TCSV 2002»
14 years 9 months ago
A scalable and programmable architecture for 2-D DWT decoding
The compression of still images by means of the discrete wavelet transform (DWT), adopted in the JPEG-2000 and MPEG-4 standards, is becoming more and more widespread because it yie...
Massimo Ravasi, L. Tenze, Marco Mattavelli
CASES
2007
ACM
15 years 1 months ago
Application driven embedded system design: a face recognition case study
The key to increasing performance without a commensurate increase in power consumption in modern processors lies in increasing both parallelism and core specialization. Core speci...
Karthik Ramani, Al Davis
58
Voted
ICIP
2005
IEEE
15 years 11 months ago
System analysis of VLSI architecture for motion-compensated temporal filtering
The Motion-Compensated Temporal Filtering (MCTF) is an innovative prediction scheme for video coding and has become the core technology of the coming video coding standard, MPEG21...
Ching-Yeh Chen, Chao-Tsung Huang, Yi-Hua Chen, Chu...